A Multi-Hit Time-to-Amplitude Module (MTAC) for the SLAC Mark III drift chamber system has been designed to measure drift time by converting time-proportional cham-ber signals into analog levels, and converting the analog data by slow readout via a semi-autonomous controller in a CAMAC crate. The single width CAMAC module has 16 wire channels, each with a 4-hit capacity. An externally generated common start initiates an internal precision ramp voltage which is then sampled using a novel shift register gating scheme and CMOS sampling switches. The detailed design and performance specifications are described. Introduction The Mark III drift chamber system requires a high time resolution, a high channel density because of the great number of channels (or wires), a fast resetting ability to accommodate the SLAC SPEAR beam cycle (780 ns), good temperature stability, minimum crosstalk between channels, and low power consumption.
Introduction
The Mark III drift chamber system requires a high time resolution, a high channel density because of the great number of channels (or wires), a fast resetting ability to accommodate the SLAC SPEAR beam cycle (780 ns), good temperature stability, minimum crosstalk between channels, and low power consumption.
Several schemes which appeared feasible were compared in terms of the project requirements. Several digital approaches were studied and were rejected because of the rather low time resolution (2-8 ns), high power consumption, and complex supporting hardware. The existing analog schemes had good timing accuracy but could not handle the multiple hits per channel. Therefore, a new design was initiated.
The basic module is a single width CAMAC with 16 channels, each with a 4-hit capacity (see Fig. 1 ). Upon reception of an externally generated RESET signal (common START, 90 ns width), the voltage ramp is initiated 50 ns before the earliest data input. The capacitors (100 pF) start to follow the ramp until the input (hit) signals from the drift chamber enter the shift-registers (74LS96), and consecutively open the FET gates (CD4066), isolating the time proportional voltages in each memory capacitor (see Fig. 2 ). At the end of 550 ns (maximum) drift time, an externally generated STOP signal blocks the input chamber signal path and enables CAMAC readout operation. If the primary trigger decision is made to abort the data, then the external fast RESET signal is applied to discharge the hit cell capacitors and to enable the next data write cycle. If the decision is made to process the data, then the module is locked out from further write cycles until readout by the semi-autonomous controller (BADC).1
Readout is performed by utilizing BADC-generated CAMAC S1 and S2 pulses. Pulse S2 increments the channel shift register to consecutively read out and convert the charge from each cell, and the next S1 discharges that capacitor. Each cell readout requires 3 Vs for the BADC address cycle, sample and hold, pedestal correction, and data conversion and storage.
Mark III System Organization The basic Mark III system is shown in Fig. 3 The output is buffered through an adjustable gain stage and then through the READOUT FET to the BADC for digitization.
The front end input signal from the discriminator stage is a balanced differential ECL signal transmitted via a twisted-pair cable with 100 ohm nominal line impedance. The normal input signal width is about 100 ns followed by a minimum 20 ns dead time.
The receiver (MC10125) input terminals are biased so that the entire circuit operation will not be disturbed when a fault of the input line connection occurs. The RESET signal of 90 ns width is driven into another translator-receiver from the crate PC back plane. Since the signal is transmitted in a short printed circuit path, there is no need to terminate and bias the RESET signal receiver. The WRITE/READ multiplexer (25LS157) enables a clock path to the shift-register (74LS96). It selects either the detector (input) signal path for WRITE operation or readout path for READ operation, which is controlled by the READ-CH-SELECT circuit.
For READOUT the (N.Sl) signals from consecutive CAMAC cycles are divided by four and scaled by a dual 4-bit counter (74LS393). The scaler output goes to the analog MUX address and also is decoded by the 25LS2538, which is enabled by N.S2, so that at N.S2 time the shift-register at the addressed channel is clocked, closing each of the four sampling FET the RAMP buffer and each CH-NODE, the total peak current drawn from the line driver is -2.4 mA maximum. The series resistance of 1000 on each transistor base limits any possible oscillation and CH-to-CH interference, at the cost of slightly increasing the output resistance of the transistor buffer (by k20).
The series WRITE-IN FET (SD5000) to the NODE becomes latched ON by the RESET signal, enabling the WRITE operation until the first N.S1 signal arrives. The first N.S1 isolates the WRITE-IN FET from the NODE for READOUT operation. Throughout the SD5000 FET circuits, the source is used as the input since feedback or reverse transfer capacitance of the SD5000 is lower when the drain is used as the output.
While all the sampling FETs (CD4066) and NODE-RESET FETs (SD5000) are ON, the NODE is reset during the 90 ns RESET signal prior to the common (RAMP) START. Since the time-constant in the sampling FET and the memory capacitor branch is 20 ns, the stored charges may be easily discharged in the allocated 90 ns (RESET) through the NODE-RESET FET (SD5000) in the event of an abort of the event. Actually, the NODE has an additional 50 ns for reset before the next beam crossing (Ons), when the RAMP reaches about +0.36V. Empty when each cell is addressed.. This is due to the capacitance of the CD4066's loading the NODE during readout, which is consistent throughout all NODE's.
The ARON of the sampling FET (CD4066) was measured over the maximum drift time range due to FET gate amplitude change from initial +3.8V at beam crossing to +4.6V; this was found not to contribute any significant nonlinearity to the charge measurement. The parameter AVDD gave some contribution to the ARON change, resulting in some nonlinearity of the RAMP at the sampling capacitor over the drift time range. VDD = +6V was chosen for the best linearity ('vl ns) up to the maximum drift time. (See Fig. 5, LINEARITY vs VDD .) The gate signal driver for all SD5000 FET's is the TTL-to-MOS translator (75361).
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E 10 -t .Is The unity-gain voltage follower (CA3140T) on each NODE effectively isolates each sensitive NODE. The typical input leakage current of the CA3140 is '10 pA.
The 16-CH analog MUX (HI-506A) selects CH-outputs during the READOUT operation. It provides fast access time (500 ns typical) and low crosstalk. The CAMAC addressing cycle controlled by the BADC is 3 ps, during which the BADC performs sampling/holding, pedestal correction and data conversion into digital form. At 2 Vs after addressing, the MUX output settles to within 0.1% of its full amplitude at 550 ns maximum drift time. The sampling of the analog output is done at about 2.6 ps after address initiation. The MUX addressing is done by the OUTPUT-MUX-ADDRESS scaler, which generates 4 READOUT (N.S2) pulses for each MUX address.
At the time every NODE is discharged through the NODE-RESET FET by RESET, STOP and 64 successive N.S1 pulses, the output of the analog MUX is reset through the ANALOG-RESET FET (SD5000).
The last buffer (CA3140T) with a voltage gain of about 1, located between the MUX and the final output terminal, provides, in addition to the buffering function, an output base line adjustment capability between O to +0.4V by a potentiometer (10K). This is necessary due to the fact that the BADC is biased to be unipolar (O to +5V input). with the driver provide frequency compensation. The output rise time is slightly affected by the 100Q resistor at the driver output stage, which is added to isolate the LH0024 from the capacitive load of the analog cable connecting all modules in a crate to the BADC. The READOUT FET (SD5000) driven by the TTL-to-MOS driver (75361) isolates (ROFF = 101OQ) the analog output circuit from the BADC input bus during WRITE-IN operation and until that module is selected for READOUT.
Since the input capacitance of the SD5000 is very low (lOp), three (Fig. 6) . The absolute linearity (deviation) vs drift time (550 ns maximum) is plotted in Fig. 7 . The worst case deviation (2.3 ns) from a quadratic fit to the RAMP occurred at around 390 ns drift time. 
Conclusion
The MTAC system utilizes an accurate charge storage scheme where charge is proportional to the particle drift time, and an analog multiplexing scheme to provide readout for the drift chamber. The total analog data scanning speed depends on the number of modules associated with one BADC. The speed of scanning is 6.4 msec for 33 modules being scanned by one BADC; this is quite acceptable for the present MARK III system.
The MTAC technique offers the advantages of low cost per channel, high resolution, good linearity, and a low channel-to-channel crosstalk. It provides a fast resetting ability to accommodate the SLAC SPEAR beam. A relatively small power consumption with the moderate channel density and low leakage droop during readout are additional advantages. (See Fig. 11.) 
